Lecture 15 — Domain Specific Accelerators

Stanford CS343D (Winter 2024) Fred Kjolstad

Domain-Specific Software Stack



Domain-Specific Language/Library

Domain-Specific Compiler

Domain-Specific Hardware

2

Chip type:

Microprocessor **Microprocessor + GPU General purpose DSP Dedicated design**



Image Credits: Dejan Markovic, EE292E Lecture Notes, Lecture 5, Stanford University, 2013

З

Hardware in Industry







Types of Hardware



Fixed-Function ASICs









Programmable Streaming Dataflow





Economics of Hardware



Source: IBS, see https://www.extremetech.com/computing/272096-3nm-process-node



Economics of Hardware

"That changed in 2013 when a projection showed people searching by voice for three minutes a day using speech recognition DNNs would double our datacenters' computation demands, which would be very expensive using conventional CPUs."

In-Datacenter Performance Analysis of a Tensor Processing Unit, Jouppi et al., Google, 2017



Hardware Design Considerations

Integer		FP		Memory	
Add		FAdd		Cache	(64bit)
8 bit	0.03pJ	16 bit	0.4pJ	8KB	10pJ
32 bit	0.1pJ	32 bit	0.9pJ	32KB	20pJ
Mult		FMult		1MB	100pJ
8 bit	0.2pJ	16 bit	1.1pJ	DRAM	1.3-2.6nJ
32 bit	3.1pJ	32 bit	3.7pJ		



Instruction Energy Breakdown



8

Spatial Hardware (a.k.a. streaming dataflow hardware)

von Neumann architecture









Overview: Sparse Tensor Algebra Compilation







Hardware design for general sparse tensor operations

- 1. Generality: arbitrary tensor algebra operations
- 2. Data Structures: dense and sparse data structures
- 3. **Fusion:** Fusion across operations
- 4. **Reordering:** Changing the order they process tensor dimensions

Sparse tensor algebra accelerators must support:

11

Abstract tensor data model









Tensors on Wires



Sparse-matrix sparse-matrix multiplication



Streaming dataflow abstract machine (for sparse tensor algebra)





Compiling to the streaming dataflow abstract machine

$\forall_i \in B_i \cap \mathbb{U}_i$

$\forall_k \in B_k \cap C_k$

$\forall_j \in \mathbb{U}_j \cap C_j$

 $A_{ij} + = B_{ik}C_{kj}$

hierarchical scanners load coordinates for different tensor dimensions

intersection filters coordinates

asymptotically less work, because intersection occurs earlier

asymptotically more temporary memory, because reduction is into row -

Fused SDDMM

$A = B \odot (CD)$ $O(NNZ_B \cdot K)$

Sparse Dataflow Compiler Overview

